TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74ACT573P,TC74ACT573F,TC74ACT573FT

Octal D-Type Latch with 3-State Output

The TC74ACT573 is an advanced high speed CMOS OCTAL LATCH fabricated with silicon gate and double-layer metal wiring C^2MOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.


These 8-bit D-type latches are controlled by a latch enable (LE) and a output enable input (\overline{OE}).

When the \overline{OE} input is high, the eight outputs are in a high impedance state.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features


- High speed: $t_{pd} = 5.5 \text{ ns (typ.)}$ at $V_{CC} = 5 \text{ V}$
- Low power dissipation: $I_{CC} = 8 \mu A \text{ (max)}$ at $T_{a} = 25 \text{°C}$
- Compatible with TTL outputs: V_{IL} = 0.8 V (max) V_{IH} = 2.0 V (min)
- Symmetrical output impedance: $|I_{OH}| = I_{OL} = 24$ mA (min) Capability of driving 50 Ω transmission lines.
- Balanced propagation delays: t_{pLH} ≃ t_{pHL}
- Pin and function compatible with 74F573




Weight

DIP20-P-300-2.54A : 1.30 g (typ.) SOP20-P-300-1.27A : 0.22 g (typ.) TSSOP20-P-0044-0.65A : 0.08 g (typ.)

Pin Assignment



IEC Logic Symbol



Truth Table


	Inputs	Output			
ŌE	LE	D	Q		
Н	Х	Х	Z		
L	L	Х	Qn		
L	Н	L	L		
L	Н	Н	Н		

X: Don't care

Z: High impedance

 Q_n : Q outputs are latched at the time when the LE input is taken to a low logic level.

System Diagram





Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V_{CC}	−0.5 to 7.0	V
DC input voltage	V _{IN}	-0.5 to V _{CC} + 0.5	V
DC output voltage	V _{OUT}	-0.5 to V _{CC} + 0.5	V
Input diode current	l _{IK}	±20	mA
Output diode current	lok	±50	mA
DC output current	lout	±50	mA
DC V _{CC} /ground current	Icc	±200	mA
Power dissipation	PD	500 (DIP) (Note 2)/180 (SOP/TSSOP)	mW
Storage temperature	T _{stg}	−65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: 500 mW in the range of Ta = -40 to 65°C. From Ta = 65 to 85°C a derating factor of -10 mW/°C should be applied up to 300 mW.

Operating Ranges (Note)

Characteristics	Symbol	Rating	Unit
Supply voltage	V _{CC}	4.5 to 5.5	V
Input voltage	V _{IN}	0 to V _{CC}	V
Output voltage	V _{OUT}	0 to V _{CC}	٧
Operating temperature	T _{opr}	−40 to 85	°C
Input rise and fall time	dt/dV	0 to 10	ns/V

Note: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either VCC or GND.

3



Electrical Characteristics

DC Characteristics

Characteristics	Symbol	Test Condition			Ta = 25°C			Ta = -40 to 85°C		Unit	
Onaracteristics	Cymbol			V _{CC} (V)	Min	Тур.	Max	Min	Max	Offic	
High-level input voltage	V _{IH}	_		4.5 to 5.5	2.0	_	-	2.0	_	<	
Low-level input voltage	V _{IL}		_		4.5 to 5.5	_	_	0.8	-	0.8	٧
	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -50 μA		4.5	4.4	4.5	_	4.4	_	
High-level output voltage			I _{OH} = −24 mA		4.5	3.94	_	_	3.80	_	V
Ü			I _{OH} = −75 mA	(Note)	5.5	_	_	_	3.85	_	
	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 50 μA		4.5	_	0.0	0.1	_	0.1	
Low-level output voltage			I _{OL} = 24 mA	4.5	_	_	0.36	_	0.44	V	
vollago			I _{OL} = 75 mA	(Note)	5.5	_	_	_	_	1.65	
3-state output off-state current	loz	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND		5.5	ı	_	±0.5	ı	±5.0	μΑ	
Input leakage current	I _{IN}	V _{IN} = V _{CC} or GND		5.5	I	_	±0.1	ı	±1.0	μΑ	
Quiescent supply current	Icc	V _{IN} = V _C	V _{IN} = V _{CC} or GND		5.5	1	_	8.0	ı	80.0	μΑ
	Ic	Per input: V _{IN} = 3.4 V Other input: V _{CC} or GND		5.5	_	_	1.35	_	1.5	mA	

Note: This spec indicates the capability of driving 50 Ω transmission lines.

One output should be tested at a time for a 10 ms maximum duration.

Timing Requirements (input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol	Test Condition		Ta = 25°C	Ta = -40 to 85°C	Unit
			V _{CC} (V)	Limit	Limit	
Minimum pulse width (LE)	t _{w (H)}	_	5.0 ± 0.5	5.0	5.0	ns
Minimum set-up time	t _s	_	5.0 ± 0.5	3.0	3.0	ns
Minimum hold time	t _h	_	5.0 ± 0.5	2.0	2.0	ns



AC Characteristics (C_L = 50 pF, R_L = 500 Ω , input: t_r = t_f = 3 ns)

Characteristics	Symbol	Test Condition		Ta = 25°C			Ta = -40 to 85°C		Unit
			V _{CC} (V)	Min	Тур.	Max	Min	Max	2
Propagation delay time	t _{pLH}	_	5.0 ± 0.5	_	6.3	10.5	1.0	12.0	ns
(LE-Q)	t _{pHL}								
Propagation delay time	t _{pLH}	_	5.0 ± 0.5	_	6.2	9.6	1.0	11.0	ns
(Dn-Q)	t _{pHL}								
Output enable time	t _{pZL}	_	5.0 ± 0.5	_	6.5	10.0	1.0	11.5	ns
	t _{pZH}								
Output disable time	t _{pLZ}	_	5.0 ± 0.5	_	6.5	8.8	1.0	10.0	ns
	t _{pHZ}								
Input capacitance	C _{IN}	_		_	5	10	_	10	pF
Output capacitance	C _{OUT}	_		_	10	_	_	_	pF
Power dissipation capacitance	C _{PD}		(Note)	_	22	_	_	_	pF

Note: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

5

Average operating current can be obtained by the equation:

$$I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 (per latch)$$

And the total C_{PD} when n pcs. of latch operate can be gained by the following equation:


$$C_{PD}$$
 (total) = 6 + 16·n

Package Dimensions

Weight: 1.30 g (typ.)

Package Dimensions

SOP20-P-300-1.27A Unit: mm



Weight: 0.22 g (typ.)

Package Dimensions

TSSOP20-P-0044-0.65A

Unit: mm

20
11
10
0.325TYP
0.655
0.22^{+0.09}
0.655
0.22^{+0.09}
0.13
0.00

1.0±0.05

8

0.1±0.05

0~10

(0.5)

0.45~0.75

Weight: 0.08 g (typ.)

S

∅0.1|S

RESTRICTIONS ON PRODUCT USE

20070701-EN GENERAL

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
 compatibility. Please use these products in this document in compliance with all applicable laws and regulations
 that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses
 occurring as a result of noncompliance with applicable laws and regulations.

9